Reg: Tool chain support

[KishoreKumar]

Hello,

Can we simulate ARM processor model in Xilinx ISE 14.7 tool chains ?

Regards,
Kishore Kumar K

[DuncGrah]

If the Xilinx crosscompiler can generate binary instructions for the ARM architecture then the OVP ARM Fast Processor Model will execute it as an instruction accurate representation of the real hardware core.

What you will need to do, as a minimum, is generate a platform that contains the processor core configured for the targeted variant and with memory at the correct memory locations.

What you may not have support for is semihosting. This is where instead of the low level routines such as open, read, write, used to implement say printf being supported by device drivers they are replaced by code that uses the native host features. So for example printf can go to the host stdout.

There must be a semihost library that represents the method used in the cross compiler toolchain supplied C libraries. I would suggest that you initially use armAngel or armNewlib depending if ARM angel traps or Newlib C functions are used in the C library.